| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|---|---|---|---|---|
| 10/768,401 | 01/30/2004 | Michele Borgatti | 02AG38953426 | 3793 |

27975     7590     09/12/2006

ALLEN, DYER, DOPPELT, MILBRATH & GILCHRIST P.A.
1401 CITRUS CENTER 255 SOUTH ORANGE AVENUE
P.O. BOX 3791
ORLANDO, FL 32802-3791

| EXAMINER |
|---|
| COLEMAN, ERIC |

| ART UNIT | PAPER NUMBER |
|---|---|
| 2183 | |

DATE MAILED: 09/12/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

| | Application No. | Applicant(s) |
|---|---|---|
| **Office Action Summary** | 10/768,401 | BORGATTI ET AL. |
| | Examiner | Art Unit | |
| | Eric Coleman | 2183 | |

*-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --*

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE <u>3</u> MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

1) ☒ Responsive to communication(s) filed on *22 June 2006*.

2a) ☐ This action is **FINAL**.       2b) ☒ This action is non-final.

3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

4) ☒ Claim(s) *10-36* is/are pending in the application.

    4a) Of the above claim(s) _____ is/are withdrawn from consideration.

5) ☐ Claim(s) _____ is/are allowed.

6) ☒ Claim(s) *10-12,14-17,19-22,24-26,28-31 and 33-35* is/are rejected.

7) ☒ Claim(s) *13,18,23,27,32 and 36* is/are objected to.

8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

**Application Papers**

9) ☐ The specification is objected to by the Examiner.

10) ☐ The drawing(s) filed on _____ is/are: a)☐ accepted or b)☐ objected to by the Examiner.

    Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

    Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

    a)☐ All   b)☐ Some * c)☐ None of:

      1.☐ Certified copies of the priority documents have been received.

      2.☐ Certified copies of the priority documents have been received in Application No. _____.

      3.☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

    * See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

1) ☒ Notice of References Cited (PTO-892)

2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)

3) ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
    Paper No(s)/Mail Date _____.

4) ☐ Interview Summary (PTO-413)
    Paper No(s)/Mail Date. _____ .

5) ☐ Notice of Informal Patent Application (PTO-152)

6) ☐ Other: _____.

## DETAILED ACTION

### *Claim Rejections - 35 USC § 103*

1.      The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all

obviousness rejections set forth in this Office action:

> (a) A patent may not be obtained though the invention is not identically disclosed or described as set
> forth in section 102 of this title, if the differences between the subject matter sought to be patented and
> the prior art are such that the subject matter as a whole would have been obvious at the time the
> invention was made to a person having ordinary skill in the art to which said subject matter pertains.
> Patentability shall not be negatived by the manner in which the invention was made.

2.      Claims 10,11,14,17,19-21,24,28-30,33 are rejected under 35 U.S.C. 103(a) as

being unpatentable over Iwata (patent No. 6,662,314)(cited in last office action) in view

of Bocchi (patent No. 6,845,276).

3.      Iwata taught the invention substantially as claimed including a data processing

("DP") system comprising (as per claims 10,19,20,21,28,29,30):

        a) Processing unit  (1) (e.g., see fig. 1) comprising microprocessor (3) embedded

flash memory (5) for non-volatile storage of code, and data (e.g., see col. 10, line 53-

col. 11, line 20) comprising a port, direct memory access channel (7), SRAM (6) all

integrated on a single chip (e.g., see fig. 1 and col. 4, lines 46-63).

4.      Iwata did not expressly detail the flash memory port was FPGA port. Bocchi

however taught a module with the flash memory (62) comprises a port connected to a

field programmable gate array (64) and the SRAM (68) comprising an interface (CPLD)

connected to a FPGA port and a port of the flash memory (62) (e.g., see fig. 1).

5.      It would have been obvious to one of ordinary skill to combine the teachings of

Iwata and Bochhi. Both references were directed to the problems of systems that use

embedded flash memories. One of ordinary skill would have been motivated to

incorporate the functionality of the CPLD for as taught by Bocchi into the Iwata system

at least to allow the system to transmit data even when the CPU was disabled and

relieving the CPU of performing transfer operations (e.g., see col. 9, line 55-col. 10, line

28).

6.      Bocchi taught the CPLD operated as a Direct memory access channel and the

FPGA was connected to the FPGA port of the flash memory through the CPLD (that

comprised that operated as a DMA channel) (e.g., see fig. 1, and col. 4, line 51-col. 5,

line 32)[the CPLD performs interfacing with memory even when CPU is disabled (e.g.,

see col. 9, line 55-col. 10, line 28].

7.      On the other hand, one of ordinary skill would have connected the FPGA port

and the FPGA interface to the DMA port to at least to provide a means to load the Flash

memory from external memory such as from the host's memory.

8.      As to the limitations of claim 11, Bocchi taught the flash memory having a data

port (connected to data bus e.g., see fig. 1) and code port (e.g., see fig. 1). Further

Iwata  taught each DMA channel comprised a DMA controller (e.g., see col. 4 lines 46-

63). Therefore it would have been obvious to one of ordinary skill that the DMA channel

of Iwata was able to handle transfers of streams of bits while the microprocessor

performed other operations including fetching data and instructions from the SRAM or

Flash memory bus (9) (e.g., see fig. 1)(e.g., see col. 1, line 55-col. 2, line 53).

9.      As to claims 14,24,33 Bochhi taught the code port of the embedded Flash

memory is for optimizing random access time [at least in that separate code and data

ports allow concurrent transfer of code and data] and an application system supported

by the reconfigurable processing unit[the processor allows for an application to be

processed by an optimized system that is reconfigured to the application]; the data port

of the embedded Flash memory is for allowing access to application data for

modification thereof[ the data port of the flash memory is connected to data bus and

CPU for processing and modification of data] ; and the FPGA port of the embedded

Flash memory is for providing serial access for downloading the bit streams for an

embedded FPGA configuration (e.g., see fig. 1).

10.    As per claim 17, Iwata taught a system bus connected to the DMA channel (7)

and the embedded flash memory (5) e.g., see fig. 1).


11.    Claims 12,22,31 are rejected under 35 U.S.C. 103(a) as being unpatentable over

Iwata and Bocchi as applied to claims 10,11,,14,17,19-21,24,28-30,33   above, and

further in view of Stancil and Kuo (both cited in the last office action).

12.    Stancil taught a flash  memory (204,308)comprising a modular array on N

modules and power memory arbiter (304) (e.g., see fig. 3)


13.    As per claim 12,22,31Stancil taught the Flash memory (e.g., see col. 8,lines 19-

37) comprising modular array of memory modules (e.g., col. 7, line 12-col. 8,line 57).

Also Kuo taught a flash memory comprising a charge pump (38) (e.g., fig. 3 and

paragraph [0026]).

14.    It would have been obvious to one of ordinary skill to combine the teachings of

Iwata and Stancil. Both references were directed to the problems of systems that use

embedded flash memories. One ordinary skill in the DP art would have been motivated

to incorporate the arbiter to provide better communication between the flash memory

and a plurality of system components.

15.    It would have been obvious to one of ordinary skill to combine the teachings of

Iwata and Kuo. Both references were directed to the problems of systems that use

embedded flash memories. One of ordinary skill would have been motivated to

incorporate the charge pump of Kuo at least to stabilize voltage levels when a flash

memory is embedded on a chip with other elements (e.g. see paragraphs 0010-0015 of

Kuo ).

16.    Claims 15,16,25,26,34,35 are rejected under 35 U.S.C. 103(a) as being

unpatentable over Iwata and Bocchi as applied to claims 10,11,14,17,19-21,24,28-30,33

above, and further in view of Blemel (patent No. 6, 938,177)(cited in the last office

action).

17.    Blemel taught a EEPROM of Flash memory for programming a FPGA (e.g., see

col. 3, lines 1-25). Therefore one of ordinary skill would have been motivated to provide

plural registers for input and output to/from the FLASH memory to adjust for the speed

difference between the processing portion and the memory portion of the system.

18.    It would have been obvious to one of ordinary skill to combine the teachings of

Iwata and. Blemel. Both references were directed to the problems of systems that use

embedded flash memories. One of ordinary skill would have been motivated to add the

Blemel  FPGA to provide reconfigurable processing to optimize processing of

applications.

19.     As to the use of a chip select and burst enable signal (claim 16) the use of these

signals to access memory was well known in the art at the time of the claimed invention.

Therefore one of ordinary skill would have been motivated to access data using serial

and burst access depending on the speed requirements of the transmission of data.

Applicant's arguments with respect to claims 10-36 have been considered but are

moot in view of the new ground(s) of rejection.

### Allowable Subject Matter

20.     Claims 13,18,23,27,32,36, are objected to as being dependent upon a rejected

base claim, but would be allowable if rewritten in independent form including all of the

limitations of the base claim and any intervening claims.

### Conclusion

The prior art made of record and not relied upon is considered pertinent to

applicant's disclosure.

Toffolo  (patent No. 5,982,368) disclosed a DP system with microprocessor and

direct connection between FPGA and flash memory (e.g., see abstract and fig. 4).

Butler (patent No. 6,720,968) disclosed  a system  with FPGA connected to the

DMA channel and to memory (e.g., see abstract and fig. 3).

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Eric Coleman whose telephone number is (571) 272-4163. The examiner can normally be reached on Monday-Thursday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (571) 272-4162. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

EC

ERIC COLEMAN
PRIMARY EXAMINER